



# N MULTIPLE BIST CONTROLLERS WITH N MULTIPLE HOLD PINS




## FIG. 2

TEST ON THREE MEMORIES COUPLED TO A SINGLE SEQUENTIAL BIST  
CONTROLLER USING THREE SEPARATE IDLE PERIODS




# N MULTIPLE BIST CONTROLLERS WITH SINGLE SYNCHRONIZE AND RESUME PINS




## FIG. 4

### TEST OF MEMORIES WITH MULTIPLE PARALLEL BIST CONTROLLERS USING SYNCHRONIZATION STATE



## FIG. 5


TEST OF MEMORIES WITH MULTIPLE PARALLEL BIST  
CONTROLLERS USING SYNCHRONIZATION STATE (CONTINUED)



09872212-101801

## FIG. 6


### TEST OF MEMORIES WITH MULTIPLE SEQUENTIAL BIST CONTROLLERS USING SYNCHRONIZATION STATE



09/24/04 2:22:50


## FIG. 7

### TEST OF MEMORIES WITH MULTIPLE SEQUENTIAL BIST CONTROLLERS USING SYNCHRONIZATION STATE (CONTINUED)



09872212-101B01

**FIG. 8** — BIST CONTROLLER GENERATOR




09872212-101801



## FIG. 9

### GENERATING A BIST CONTROLLER THAT RUNS USER DEFINABLE ALGORITHMS WITH SYNC KEYWORD



09/23/2001 10:10:10